Arm Non-Confidential Document Licence ("Licence")

This Licence is a legal agreement between you and Arm Limited ("Arm") for the use of Arm’s intellectual property (including, without limitation, any copyright) embodied in the document accompanying this Licence ("Document"). Arm licenses its intellectual property in the Document to you on condition that you agree to the terms of this Licence. By using or copying the Document you indicate that you agree to be bound by the terms of this Licence.

"Subsidiary" means any company the majority of whose voting shares is now or hereafter owner or controlled, directly or indirectly, by you. A company shall be a Subsidiary only for the period during which such control exists.

This Document is NON-CONFIDENTIAL and any use by you and your Subsidiaries ("Licensee") is subject to the terms of this Licence between you and Arm.

Subject to the terms and conditions of this Licence, Arm hereby grants to Licensee under the intellectual property in the Document owned or controlled by Arm, a non-exclusive, non-transferable, non-sub-licensable, royalty-free, worldwide licence to:

(i) use and copy the Document for the purpose of designing and having designed products that comply with the Document;

(ii) manufacture and have manufactured products which have been created under the licence granted in (i) above; and

(iii) sell, supply and distribute products which have been created under the licence granted in (i) above.

Licensee hereby agrees that the licences granted above shall not extend to any portion or function of a product that is not itself compliant with part of the Document.

Except as expressly licensed above, Licensee acquires no right, title or interest in any Arm technology or any intellectual property embodied therein.
THE DOCUMENT IS PROVIDED ‘AS IS’. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. Arm may make changes to the Document at any time and without notice. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

NOTWITHSTANDING ANYTHING TO THE CONTRARY CONTAINED IN THIS LICENCE, TO THE FULLEST EXTENT PERMITTED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, IN CONTRACT, TORT OR OTHERWISE, IN CONNECTION WITH THE SUBJECT MATTER OF THIS LICENCE (INCLUDING WITHOUT LIMITATION (I) LICENSEE’S USE OF THE DOCUMENT; AND (II) THE IMPLEMENTATION OF THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE). THE EXISTENCE OF MORE THAN ONE CLAIM OR SUIT WILL NOT ENLARGE OR EXTEND THE LIMIT. LICENSEE RELEASES ARM FROM ALL OBLIGATIONS, LIABILITY, CLAIMS OR DEMANDS IN EXCESS OF THIS LIMITATION.

This Licence shall remain in force until terminated by Licensee or by Arm. Without prejudice to any of its other rights, if Licensee is in breach of any of the terms and conditions of this Licence then Arm may terminate this Licence immediately on giving written notice to Licensee. Licensee may terminate this Licence at any time. Upon termination of this Licence by Licensee or by Arm, Licensee shall stop using the Document and destroy all copies of the Document in its possession. Upon termination of this Licence, all terms shall survive except for the licence grants.

Any breach of this Licence by a Subsidiary shall entitle Arm to terminate this Licence as if you were the party in breach. Any termination of this Licence shall be effective in respect of all Subsidiaries. Any rights granted to any Subsidiary hereunder shall automatically terminate on such Subsidiary ceasing to be a Subsidiary.

The Document consists solely of commercial items. Licensee shall be responsible for ensuring that any use, duplication or disclosure of the Document complies fully with any relevant export laws and regulations to assure that the Document or any portion thereof is not exported, directly or indirectly, in violation of such export laws.

This Licence may be translated into other languages for convenience, and Licensee agrees that if there is any conflict between the English version of this Licence and any translation, the terms of the English version of this Licence shall prevail.
The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. No licence, express, implied or otherwise, is granted to Licensee under this Licence, to use the Arm trade marks in connection with the Document or any products based thereon. Visit Arm’s website at www.arm.com/company/policies/trademarks for more information about Arm’s trademarks.

The validity, construction and performance of this Licence shall be governed by English Law.

Copyright © [2021] Arm Limited (or its affiliates). All rights reserved.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

Arm document reference: LES-PRE-21585 version 4.0
# Glossary

This paper uses the following terms and abbreviations:

<table>
<thead>
<tr>
<th>Term</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACPI</td>
<td>Advanced Configuration and Power Interface</td>
</tr>
<tr>
<td>ACS</td>
<td>Architectural Compliance Suite</td>
</tr>
<tr>
<td>BBR</td>
<td>Base Boot Requirements</td>
</tr>
<tr>
<td>BBSR</td>
<td>Base Boot Security Requirements</td>
</tr>
<tr>
<td>BMC</td>
<td>Baseboard Management Controller</td>
</tr>
<tr>
<td>BSA</td>
<td>Base System Architecture</td>
</tr>
<tr>
<td>CSP</td>
<td>Cloud Service Provider</td>
</tr>
<tr>
<td>CXL</td>
<td>Compute Express Link</td>
</tr>
<tr>
<td>EBBR</td>
<td>A recipe defined in the BBR specification requiring a subset of UEFI, also used for the Embedded Base Boot Requirements specification.</td>
</tr>
<tr>
<td>ECR</td>
<td>Engineering Change Request</td>
</tr>
<tr>
<td>IBV</td>
<td>Independent BIOS or Firmware Vendor</td>
</tr>
<tr>
<td>IHV</td>
<td>Independent Hardware Vendor</td>
</tr>
<tr>
<td>ISV</td>
<td>Independent Software Vendor</td>
</tr>
<tr>
<td>LBBR</td>
<td>A recipe defined in the BBR specification supporting LinuxBoot.</td>
</tr>
<tr>
<td>Term</td>
<td>Meaning</td>
</tr>
<tr>
<td>-------</td>
<td>---------</td>
</tr>
<tr>
<td>OCP</td>
<td>Open Compute Project</td>
</tr>
<tr>
<td>ODM</td>
<td>Original Device Manufacturer</td>
</tr>
<tr>
<td>OEM</td>
<td>Original Equipment Manufacturer</td>
</tr>
<tr>
<td>OSV</td>
<td>Operating System Vendor</td>
</tr>
<tr>
<td>SBBR</td>
<td>A recipe defined in the BBR specification requiring UEFI and ACPI, also used for the previous Server Base Boot Requirements specification</td>
</tr>
<tr>
<td>SBMR</td>
<td>Server Base Manageability Requirements</td>
</tr>
<tr>
<td>SBSA</td>
<td>BSA Supplement for Servers, also used for the previous Server Base System Architecture specification</td>
</tr>
<tr>
<td>SiP</td>
<td>Silicon Provider</td>
</tr>
<tr>
<td>SoC</td>
<td>System on Chip</td>
</tr>
<tr>
<td>UEFI</td>
<td>Unified Extensible Firmware Interface</td>
</tr>
</tbody>
</table>

For other terms and abbreviations, visit the Arm Glossary on the Arm Developer website: [developer.arm.com/support/arm-glossary](http://developer.arm.com/support/arm-glossary)
Executive Summary

This white paper describes the Arm standards-based approach to system development, and the Arm SystemReady program with its certification process.

Arm SystemReady is a set of standards and a compliance certification program that enables interoperability with generic off-the-shelf operating systems and hypervisors. You will see the term “just works” used throughout this white paper and in other Arm SystemReady materials. When we use the term just works, we mean the process of enabling operating systems to work out of the box on Arm-based devices, through the adoption of these standards and tools. Because Arm SystemReady standards allows software to just work, our ecosystem can focus on innovation and differentiation.

The audience for this paper includes SoC designers, platform software engineers, OEM and ODM system designers, OS vendors, and end customer procurement teams. Arm SystemReady targets cloud and datacenter, embedded-server, and high-performance IoT devices.

The Arm SystemReady program is a set of tools that Arm provides for the Arm ecosystem. Depending on the requirements of the market, these tools can be used to:

- Enables the just works deployment of OS distributions to standards-compliant Arm-based platforms.
- Open-up markets for Arm-based silicon where OS portability and choice is a barrier to entry, including the infrastructure edge and embedded IoT.
- Reduce the cost for deploying software to an Arm-based platform, and also the cost of maintaining that software over the device lifetime, by using common OS distributions that support industry standards.

SystemReady describes the minimum requirements of system hardware and firmware, and a certification scheme for demonstrating whether a platform meets those requirements. We do not prescribe how to use SystemReady. Our partners determine their requirements, the appropriate certification, and their engagement with the standards process.
Introduction

Systems that are designed to just work for the end user – with the ability to install and run generic, off-the-shelf operating systems out of the box – must follow a set of minimum hardware and firmware requirements.

The Arm SystemReady compliance certification program provides this just works solution for servers, embedded edge, and high-performance IoT devices, allowing partners to deploy Arm-based devices with confidence. The program is based on industry standards and is accompanied by a compliance test suite, and a process for certification.

The embedded-server and high-performance IoT segments are distinct from cloud and data center segments. This is because an operating system is often provided with a device and different standards can be used. However, a standard hardware and firmware platform, with a certification scheme, brings benefits to the embedded-server and IoT ecosystem that are similar to the benefits in the server segment. Platforms that are certified under the Arm SystemReady program are guaranteed to implement a minimum set of hardware and firmware features that an operating system can depend on for deploying the OS image.

If you choose SystemReady compliant platforms, you can:

- Significantly reduce the cost associated with adopting a new platform by eliminating custom engineering associated with firmware
- Use industry-standard management tools
- Enable OS vendors to provide direct support without the need for a custom kernel build

Figure 1 shows how the Arm SystemReady program standardizes and simplifies system development for the Arm ecosystem, extending from high-performance IoT devices to embedded servers. With Arm SystemReady, an OEM can amortize their OS engineering work across multiple platforms. Independent software vendors (ISVs) can build new businesses around a standard distribution with support and security updates. System integrators can buy certified platforms with confidence, knowing that they can run the OS of their choice.
This white paper describes the Arm SystemReady program and the Arm standards-based approach to system development. For the Arm SystemReady certification process, refer to the Arm SystemReady Requirements Specification.
Arm System Architecture

4.1 Arm standards-based approach

The Arm architecture supports a diverse ecosystem of devices. The infrastructure and IoT space is also diverse, and includes IoT gateways, embedded servers, and cloud and enterprise datacenters. Although diversity is evidence of a healthy ecosystem, unnecessary divergence on Arm-based silicon creates barriers to OS and application portability. Open systems must be deployed, configured, and managed in heterogeneous environments. These markets are typically horizontal, where no single vendor owns the entire stack from hardware to operating system. These open systems require support for generic off-the-shelf operating systems. Customers are accustomed to an out-of-the-box experience, where they can take the system out of the shipping box and easily deploy the OS. Or, in the IoT and edge context, customers expect a zero-touch method to provision an OS and application remotely to a machine that is shipped directly from manufacturer to installation point. This zero-touch method often includes operating systems that predate the silicon, like supporting current and previous versions of an OS. In this space, customizing the OS to work with specific silicon is not usually a viable option.

To unlock value from the embedded-server and high-performance IoT segments, a seamless software experience, which includes an extension of a cloud-native model, becomes essential. Beyond the operational expense savings that are associated with early enterprise IoT deployments, the focus of the IoT segment is expected to shift towards designing more revenue streams, based on application service monetization models. To support these IoT models, the experience of working with systems is frictionless. The process involves landing the end-user choice of operating system or distribution, to working with cloud native stacks managing hundreds of thousands of IoT devices and low-power gateways.

In the cloud and datacenter markets, the industry and the Arm ecosystem have come together in support of the Arm SystemReady SR program. This program ensures that server-grade silicon and systems adhere to the standards that make these platforms general-purpose in nature. With the introduction of the Arm SystemReady program, we extend this vision beyond cloud datacenters. SystemReady provides a similar working experience for the spectrum of infrastructure for the embedded servers and high-performance IoT. For example, this infrastructure includes systems that are deployed outside of cooled environments, on factory floors, smart buildings, as well as transport infrastructure, wireline and wireless networking security, and storage gear.
Industry standards offer common rules for hardware and firmware, to enable support for
generic off-the-shelf operating systems. These rules establish a contract among the ecosystem
players for a baseline framework of interoperability. Participants in the ecosystem are
expected to adhere to this common baseline, while innovating on top of it to differentiate
and add value to their products for their customers. This standards-based foundation
for systems design is critical to the success of the datacenter, embedded-server, and IoT
gateway deployment.

The Arm standards-based approach focuses on four aspects:

- **Collaboration**: Arm uses a collaborative process, involving companies across the Arm
ecosystem. Collectively, these companies form the System Architecture Advisory
Committee, with members from OEMs, ODMs, silicon providers (SiPs), OS vendors
(OSVs), and software and firmware vendors (ISVs and IBVs), cloud service providers
(CSPs), and other hardware and IP vendors.

- **Creation of Arm standards**: Arm standards include the Base System Architecture
\((\text{BSA})\) and its market-segment supplements as well as BBR (Base Boot Requirements).
Other standards include the Base Boot Security Requirements (BBSR).

- **Participation in industry standards**: Arm participates and provides leadership in various
industry standards bodies and groups, ensuring the compatibility of these standards with
the Arm architecture. These bodies and groups include the UEFI Forum, PCI SIG, DMTF,
OCP, TCG, and CXL Consortium.

- **Supporting open source software**: Arm supports open-source software and firmware
projects that help accelerate the development and adoption of Arm standards. These
projects include Trusted Firmware, TianoCore, UBoot, LinuxBoot, and Linux Kernel.

### 4.2 Base System Architecture (BSA) and its Supplements

The Base System Architecture (BSA) document specifies a minimum set of CPU and system
architecture requirements that are necessary for an OS to boot and run, regardless of the
market segments. BSA includes baseline requirements for:

- Processor features
- Memory subsystem features
- GIC and SMMU revision features
- PCIe (Peripheral Component Interconnect Express) integration features
- Base levels for other peripherals, for example UART, USB, and SATA
- Security features
- Power semantics
These requirements are intended to ensure that standard software, or operating systems, operate correctly on machines that are compliant with the BSA.

The server supplement of the BSA is the Server Base System Architecture (SBSA). The SBSA offers several compliance levels. The different levels represent the advancement of the specification over time. When new architectures arrive, new levels are added. Generally, each level includes all the requirements of a previous level. For example, SBSA compliance Level 5 was added to correspond to new features in the Armv8.4-A architecture. Level 6 corresponds to changes in the Armv8.5-A architecture, and Level 7 corresponds to changes in the Armv8.6-A architecture.

In the future, Arm might develop other supplements to the BSA – we call these xBSAs until they have been formally developed – for different market segments. These supplements are modular, so that partners can use the relevant specifications for the market segment that they are designing for.

Figure 2 shows the relationships between the BSA Specification and the market-specific supplements:
4.3 Base Boot Requirements (BBR)

The Base Boot Requirements (BBR) document specifies firmware interface requirements that system software, such as operating systems and hypervisors, can rely on. Firmware interface requirements include the following specifications:

- UEFI specification
- ACPI specification
- SMBIOS specification
- Other Arm specifications, for example, PSCI and SMCCC

The BBR also provides recipes, which is a set of requirements, that are tailored to the various generic operating systems:

- SBBR recipe:
  - PSCI, SMCCC, UEFI, ACPI, SMBIOS

- EBBR recipe:
  - Requirements based on the EBBR specification
  - PSCI, SMCCC, UEFI, ACPI, SMBIOS

- LBBR recipe:
  - PSCI, SMCCC, LinuxBoot, ACPI, SMBIOS

Arm might develop other recipes in the future, if necessary.
Architecture Compliance Suites

At Arm, we live by the statement, “there is no specification without verification”. This statement is realized by the various Arm compliance programs that enable developers to ensure that their hardware is fully compliant with the Arm CPU architecture specifications. In the same spirit, Arm created the Enterprise Architecture Compliance Suite (ACS) for the verification of the previous SBSA and SBBR specifications. It is still used for the SystemReady SR certification testing. The Enterprise ACS is hosted in GitHub and is open source, with a permissive Apache v2 license. The output of the build is a bootable Linux OS image that can run all tests that are required by these specifications.

In the future, all SystemReady bands will be supported by the SystemReady ACS. Arm has modularized the ACS. It will support testing against different combinations of specifications required by each SystemReady band. It is hosted in GitHub and is open source, with a permissive Apache v2 license.

Currently, SystemReady ES ACS and IR ACS are already available based on this approach. The binary test images are available in the corresponding directories.
Arm SystemReady Program

6.1 Arm SystemReady Program

Different market segments might target different sets of operating systems and hypervisors with different hardware and firmware requirements. The Arm SystemReady program uses the term band to identify these differences, with a shorthand notation for each band. The bands are:

- SystemReady SR
- SystemReady LS
- SystemReady ES
- SystemReady IR

The bands are:

<table>
<thead>
<tr>
<th>SystemReady SR</th>
<th>SystemReady LS</th>
<th>SystemReady ES</th>
<th>SystemReady IR</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;Just Works&quot; for Linux OSes on server Arm SoCs</td>
<td>&quot;Just Works&quot; for Linux and BSD on embedded on Arm SoCs</td>
<td>&quot;Just Works&quot; for embedded Arm SoCs</td>
<td>&quot;Just Works&quot; on server or workstation Arm SoCs</td>
</tr>
<tr>
<td>- For hyperscalers</td>
<td>- For the embedded Linux ecosystem</td>
<td>- For the Windows, VMware, Linux, and BSD ecosystem</td>
<td>- For the embedded Linux ecosystem</td>
</tr>
<tr>
<td>- Targets hyperscalers' Linux environment</td>
<td>- Mainline Linux support for SoC</td>
<td>- Supports old OSes to run on new hardware and vice versa</td>
<td>- Targets custom (Yocto, OpenWRT, buildroot) and pre-build (Debian, Fedora, SUSE, Ubuntu)</td>
</tr>
<tr>
<td>Ensures standard firmware interfaces to deploy and maintain</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

We are defining the bands in consultation with our partners, and we expect that all operating system distributions will find a band that adequately captures their basic requirements for a standards-based Arm platform.

Table 1 describes the differing SystemReady bands and the specifications that are required for each band:

<table>
<thead>
<tr>
<th>Certification</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>SystemReady SR</td>
<td>BSA SBSA SBBR</td>
</tr>
<tr>
<td>SystemReady LS</td>
<td>BSA SBSA LBBR</td>
</tr>
<tr>
<td>SystemReady ES</td>
<td>BSA — SBBR</td>
</tr>
<tr>
<td>SystemReady IR</td>
<td>BSA — EBBR</td>
</tr>
</tbody>
</table>
SystemReady ES, and IR for 64-bit, have the same hardware requirements.

- **SystemReady IR** requires Devicetree support in addition to the reduced set of UEFI interfaces that are specified in the EBBR specification.
- **SystemReady ES** requires UEFI, ACPI and SMBIOS interfaces that are specified in the SBBR recipe.

SystemReady SR requires additional SBSA compliance for hardware and the same SBBR recipe as SystemReady ES for firmware.

Systems that are certified as SystemReady SR meet the requirements for SystemReady ES. There is no need for these systems to be certified as SystemReady ES.

A 32-bit system can be certified as SystemReady IR if it supports Devicetree and the EBBR specification. However, because the BSA specification does not cover 32-bit systems, we list the 32-bit systems separately from the 64-bit systems on the Arm SystemReady System Compatibility List (SCL). The System Compatibility Lists for SystemReady SR, SystemReady ES and SystemReady IR are available on the respective developer.arm.com webpages. The detailed requirements for these bands are defined in the Arm SystemReady Requirements Specification.

Table 2 describes the overview of the different technical requirements for each SystemReady band. For the details, please refer to the Arm SystemReady Requirements Specification.

<table>
<thead>
<tr>
<th>SystemReady Band</th>
<th>Firmware Spec</th>
<th>Platform Hardware</th>
<th>OS/Hypervisor</th>
<th>OS Distro (examples)</th>
<th>Hardware Compliance Levels</th>
<th>BBR Recipe</th>
<th>Certification</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LS</strong></td>
<td>ACPI + SMBIOS</td>
<td>64bit Arm</td>
<td>Linux</td>
<td>Fedora, openSUSE, SLES, Debian, Ubuntu, yocto</td>
<td>BSA + No BSA requirements for 32-bit + BSA test reporting only initially</td>
<td>LBBR</td>
<td>Arm SystemReady LS + System Compatibility List</td>
</tr>
<tr>
<td><strong>IR</strong></td>
<td>UEFI + Devicetree</td>
<td>32bit/64bit Arm</td>
<td>Linux, etc.</td>
<td>Windows IoT Enterprise, VMware ESXi, RHEL, SLES, Ubuntu, CentOS, Fedora, openSUSE, Debian, CBL-Mariner, FreeBSD, NetBSD, OpenBSD</td>
<td>BSA + waivers for existing HW initially</td>
<td>EBBR</td>
<td>Arm SystemReady IR + System Certification List</td>
</tr>
<tr>
<td><strong>ES</strong></td>
<td>UEFI + ACPI + SMBIOS</td>
<td>64bit Arm</td>
<td></td>
<td>VMware ESXi, Windows Client/Server, RHEL, SLES, Ubuntu, CentOS, Fedora, openSUSE, Debian, CBL-Mariner, FreeBSD, NetBSD, OpenBSD</td>
<td>BSA+SBSA Levels 3 through 6</td>
<td>SBBR</td>
<td>Arm SystemReady ES + System Certification List</td>
</tr>
<tr>
<td><strong>SR</strong></td>
<td>UEFI + ACPI + SMBIOS</td>
<td>64bit Arm</td>
<td></td>
<td></td>
<td></td>
<td>SBBR</td>
<td>Arm SystemReady SR + System Certification List</td>
</tr>
</tbody>
</table>
6.2 Arm SystemReady Certification Process

Appendix B of the Arm SystemReady Requirements Specification shows the certification process for the Arm SystemReady program:

- Partners must have technical engagement with the dedicated technical leads at Arm
- Third-party companies might be available to assist the firmware enablement
- Third-party test labs are set up to assist the certification testing
- Partners must make the device available to Arm or the third-party test labs

Compliant systems that adhere to the Arm SystemReady Terms and Conditions are issued with a compliance certificate. Partners can use the SystemReady logo as part of their product promotion, if they passed the certification process.
Pre-Silicon Compliance Testing

Currently, the Arm SoCs that target the embedded server and IoT markets are mostly not compliant with BSA. This is why pre-silicon BSA compliance is key to SystemReady and software that “just works”. In addition to design verification, Arm strongly recommends that BSA compliance is tested before silicon tape-out. Pre-silicon BSA compliance is an integral part of the journey to SystemReady.

Arm SystemReady pre-silicon compliance testing will be available for silicon partners. Arm is working closely with EDA partners on developing this testing. For silicon partners new to Arm SystemReady, pre-silicon compliance is a key step that makes the final Arm SystemReady certifications a much simpler task.

The Arm SystemReady program aims to make software just work on Arm-based devices. For systems that support technologies such as PCIe, this typically means integration with third-party IP. Many Arm SoCs in the current generation are not compliant with PCIe requirements, as identified in the BSA specification. The lack of standard PCIe Enhanced Configuration Access Mechanism (ECAM) support is a good example. In addition, interrupt delivery, UART, USB host controller, and watchdog timer are areas where non-compliance causes a need for vendor-specific drivers. This breaks the just works vision for software. Until now, the non-compliance is only identified post-silicon. It is very costly to respin the SoC or wait for the next generation of SoCs to be released. Providing a pre-silicon compliance test for SoC designs, before tape-out, is critical for compliance.
Security Interface Extension

The Arm SystemReady program includes a Security Interface Extension that addresses the requirement that OS distributions have for standard security interfaces. Notable security interfaces include UEFI Secure Boot and UEFI secure firmware update using Update Capsules. The security interface requirements are specified in the Base Boot Security Requirements (BBSR) specification. The Security Interface Extension applies to SystemReady SR, ES, and IR bands. Arm has extended the Architecture Compliance Suite (ACS) to add test cases that verify compliance with BBSR.

The SystemReady Security Interface Extension certification provides assurance that the security interfaces in scope are implemented according to standards. However, interface compliance does not provide assurance that the underlying platform is secure. In the process of architecting a system, system-level threat modeling must be performed to evaluate threats, risks, and mitigations.
SystemReady Compliance

This section provides an overview of the SystemReady compliance with the Base System Architecture and Base Boot Requirement specifications.

9.1 BSA Compliance

To make software just work on Arm-based devices, silicon providers must ensure that SoCs are designed to be BSA-compliant, regardless of the market segment.

If the hardware is BSA-compliant, the OS vendor can target the BSA as a common Arm hardware platform, instead of having to do platform-specific engineering. For open-source operating systems, a large community is working on support for BSA-compliant platforms. This means that upstreamed support is automatic.

If PCIe is supported, PCIe-compliance is critical. PCIe enumeration by software is a complex and challenging area. Arm is working with third-party IP providers to enable IP integration compliance verification before tape-out.

If the SoCs are targeting specific market segments, extra compliance with the segment-specific supplements is needed. For example, compliance with SBSA Supplement is important for the server systems. The end-customer and OS vendor must decide whether they require support for a segment-specific supplement.

The BSA specification covers the 64-bit Arm Application profile.
9.2 BBR Compliance

When an SoC is compliant with the BSA, firmware development can be flexible. Different BBR recipes – a recipe meaning a set of requirements – can be supported based on the target operating systems.

For example, the same device based on an SoC that is compliant with the BSA and the SBSSA Supplement can either provide the firmware using:

- The SBBR recipe if the target OS requires UEFI, ACPI and SMBIOS, or
- The LBBR recipe if LinuxBoot is used instead

Similarly, the same device based on an SoC that is compliant with BSA can either provide the firmware using:

- The SBBR recipe if the target OS requires UEFI, ACPI and SMBIOS, or
- The EBBR recipe if the target OS requires UEFI and Devicetree

This is the basis for the current four bands of the Arm SystemReady program:

- SystemReady SR
- SystemReady LS
- SystemReady ES
- SystemReady IR

For devices that are Arm SystemReady SR, ES, or IR certified, there is an extra Security Interface Extension to certify whether the device also supports the UEFI Secure Boot and secure firmware update through Capsule services.

SystemReady SR, ES, and IR require firmware that implements the UEFI ABI. To enable binary portability of operating system images between platforms, an agreed ABI between the OS and the Non-secure world boot loader must exist. Although we might have invented a new standard for the embedded world, UEFI has the benefit of a large ecosystem, including implementations, for example, in U-Boot, that have been demonstrated on embedded devices.

If an OEM or ODM wants to build a vertically integrated platform, based on Arm, that runs its own embedded Linux distribution, or one that is provided by the silicon provider, Arm SystemReady certification is not required. However, the OEM or ODM partner must consider whether it is possible to reduce software engineering cost over the lifetime of the device by using an Arm SystemReady-certified SoC.
## Use Cases

<table>
<thead>
<tr>
<th>Use Case</th>
<th>SystemReady Solution</th>
</tr>
</thead>
<tbody>
<tr>
<td>I want to build an Arm server SoC for hyperscale or enterprise and my customer will choose and deploy a server OS.</td>
<td>Build SoC and firmware for SystemReady SR certification.</td>
</tr>
<tr>
<td>I want to build an IoT gateway based on an Arm SoC. I want to deploy a standard Linux distro that can host containers and application software stacks.</td>
<td>Build SoC and firmware for SystemReady IR certification.</td>
</tr>
<tr>
<td>I want to build an enterprise networking platform based on Arm silicon from my supplier. I will build my own OS based on Yocto Linux, but I want UEFI standard firmware and also UEFI Secure boot. I want to update my firmware using UEFI capsule update.</td>
<td>Require SoC and firmware to be SystemReady IR + Security Interface Extension. Consider PSA Certified for an independent lab evaluation of the Root of Trust.</td>
</tr>
<tr>
<td>I want to land my OS distribution on Arm SoCs. My OS needs ACPI. However, I am prepared to work around hardware that is not quite BSA-compliant to gain access to a broad selection of silicon, originally built for the mobile and embedded markets.</td>
<td>Require SoC and firmware to be SystemReady ES certified.</td>
</tr>
<tr>
<td>I want to deploy an Arm server with firmware that supports LinuxBoot.</td>
<td>Require server to be SystemReady LS certified.</td>
</tr>
<tr>
<td>I want to build a vertically-integrated platform based on Arm that runs my own embedded Linux distribution, or one provided by the SIP.</td>
<td>SystemReady certification is not required. However, consider whether it is possible to reduce my software engineering cost over the lifetime of the device by using a SystemReady device.</td>
</tr>
</tbody>
</table>
Conclusion

This white paper describes the Arm SystemReady program, its components, and process. The paper also describes the Arm standards-based approach and Arm-specific standards that lay the foundation for the SystemReady program. For more information and resources, please refer to the Arm SystemReady website. For any questions, please contact SystemReady@arm.com.
Appendix A

Arm Server Advisory Committee

The Arm ecosystem collaborates on the creation of standards through the Arm System Architecture Advisory Committee (SystemArch AC). This group includes companies across the Arm ecosystem, including OEMs, ODMs, silicon providers, OS vendors, software and firmware vendors, cloud service providers, and other hardware and IP vendors. The committee uses Causeway – an online collaboration platform for developing technical specifications – and communicates in various ways including email, regular conference calls, and biannual gatherings. To communicate with this group, email systemarchac@arm.causewaynow.com.

The following screenshot is the SystemArchAC dashboard on Causeway. It provides an example of how the SystemArchAC uses the collaboration platform:

The SystemArchAC uses the Mantis Issue tracker on Causeway to develop the specifications and tracking issues, proposals, and requests. The database is accessible to SystemArchAC member companies using the Causeway login portal. Any SystemArchAC member can raise a request. Issues are described in the SystemArchAC regular meetings. When a change is agreed, it is integrated into the specifications.
The ServerAC development process is described here:

1. The process starts with private discussions between a partner and Arm, raising an issue or requesting a change. However, the discussion can also originate in public conversation between the Arm SystemArchAC community members.

2. An engineering change request (ECR) is submitted on the SystemArchAC Mantis against one of the supported specifications. The ECR includes a problem statement, and justification for change, and description of the requirement. The ECR is updated to include a proposal for a change to the specification, which is driven by Arm or other SystemArchAC members.

3. The SystemArchAC community discusses the ECR, and changes are made based on collected feedback from all members.

4. When the SystemArchAC approves the ECR, Arm integrates the change in the specification, and makes it available in the next published revision.
More Advisory Committees might be formed for various market segments, if required. At this time, BSA and its SBSA supplement, BBR, SBMR, and BBSR specifications are developed in the SystemArchAC.