

Programming for Multicore & ARM® big.LITTLE™ Technology

Ed Plowman
Director of Solutions Architecture
Media Processing Group, ARM

Multicore & ARM® big.LITTLE™ Technology

The case for multiprocessing

- Platform trends
 - Clear rise in quad+ cores from mid to high-end
 - Everything's getting bigger – LTE, GPU, camera, display
 - Single thread performance improvements diminishing – focus on multicore
 - It is not just about performance - thermally constrained use cases are now commonplace
- Software trends
 - OS vendors taking more advantage of multicore
 - Wider awareness of multiprocessing support libraries
 - Increased combined use of devices – e.g. augmented reality

Multiprocessing

Taking advantage of parallelism

In the core

ARM®
NEON™
tech/SIMD

Use of common
parallelizing tools


OpenMP®,
Renderscript,
OpenCL™,
etc.

Multi-threading
where possible

Never easy,
but
increasingly
necessary

Looking Ahead – Multi-core Trends for 2014-5


- ARM® Cortex®-A15/Cortex-A7 big.LITTLE™ SoC is the premium product in 2014
 - Range of core count: 4 (2+2), 6 (2+4) and 8 (4+4) cores
 - Cortex-A17/Cortex-A7 (32b) coming in 2015
- ARMv8-A (64b) chipsets emerging across all segments in 2014
 - Quad and Octa-core Cortex-A53 coming into entry level and mid-range
- High-end mobile expected to move to A57 and A53 big.LITTLE for 2015
 - Multiple big.LITTLE topologies expected
- New LITTLE processors offer similar performance to Cortex-A9
- Significant performance boost with big processor e.g. Cortex-A15



A big.LITTLE™ System


Programmer's view of hardware

- High performance ARM® Cortex®-A57 CPU cluster
- Energy efficient Cortex-A53 CPU cluster
- CCI-400 maintains cache-coherency between clusters
- GIC-400 provides transparent virtualized Interrupt control




ARM® big.LITTLE™ Technology

The evidence from a 4+4 MP system vs quad-core Cortex®-A15



Improvement over Cortex-A15 alone



ARM® big.LITTLE™ Development

General advice for Global Task Scheduling (GTS)

- Trust the scheduler...
 - Linux will schedule for performance and efficiency
 - All new tasks started on big to avoid latency
 - Quickly adapts to a task's needs
- ...Unless
 - You know a thread is intensive but not urgent
 - Affine to LITTLE, never to big
 - E.g. maybe use this for asset loading on a separate thread
- LITTLE cores are great
 - You'll be using them a lot
 - ARM Cortex®-A53 ~20% greater perf than Cortex-A9
 - Most workloads will run on LITTLE
 - More thermal headroom for other SoC components
- big cores are serious powerhouses
 - Think of them as short-burst accelerators – e.g. Physics based special effects
 - Think about the trade offs during design

ARM® big.LITTLE™ Development

Things to avoid

- Imbalanced threads sharing common data
 - Cluster coherency is excellent but not free
- If you have real-time (RT) threads note that...
 - RT threads are not auto migrated
 - RT threads are a design decision, think carefully about affinity
 - http://linux.die.net/man/2/sched__setaffinity
 - And TBB too <https://www.threadingbuildingblocks.org/>
- Avoid long running tasks on big cores
 - You'll rarely need that processing power for long periods
 - Can the task be parallelized?

Takeaways

- ARM® big.LITTLE™ & Global Task Scheduling (or HMP) in 2014 devices
 - Fantastic peak performance
 - Energy-efficient, sustainable compute for long running workloads
- Multi-processing
 - Get ahead of the limits on single thread performance
 - Avoid thermal constraints on performance

ARM® NEON™ Technology and SIMD

Matt DuPuy
Staff Software Engineer, ARM

Single Instruction Multiple Data




NEON

[background image](#) by Jan Mehlich - licenced under [CC-SA](#)

ARM® NEON™ Tech is a Wide SIMD Data Processing Architecture



- Extension of the ARM instruction set
 - 32 registers, 64-bits wide (dual view as 16 registers, 128-bits wide in ARMv7)
- NEON Instructions perform “Packed SIMD” processing
 - Registers are considered as vectors of elements of the same data type
 - Data types: signed/unsigned 8-bit, 16-bit, 32-bit, 64-bit, single/double prec., floating or integer
- Instructions perform the same operation in all lanes



General Purpose SIMD Processing Useful for Many Applications

- **Supports widest range multimedia codecs used for internet applications**
 - Many soft codec standards: MPEG-4, H.264, On2 VP6/7/8/9, Real, AVS, ...
 - Supports all internet and digital home standards in software
- **Fewer cycles needed**
 - ARM® NEON™ technology will give 1.6x-2.5x performance on complex video codecs
 - Individual simple DSP algorithms can show larger performance boost (4x-8x)
 - Processor can sleep sooner => overall dynamic **power saving**
- **Straightforward to program**
 - Clean orthogonal vector architecture
 - Applicable to a wide range of data intensive computation.
 - Not just for codecs – applicable to 2D/3D graphics and other processing
 - Off-the-shelf tools, OS, commercial & open source ecosystem support

Specific Media Intensive Test Case Using Android™ NDK



ARM® NEON™ Visualizer

<http://szeged.github.com/nevada/>

NEVADA

Code

View Mode

- ☐ vadd.u8 q0, q1, q2
- ☐ vsub.s q15, q2, q3
- ☐ vsub.s16 q13, q2, q3
- ☐ vsub.i16 d15, d2, d3
- ☐ vadd.i32 q0, q4, q5
- ☐ vand q0, q1, q2
- ☐ vand.u32 q0, q1, q2
- ☐ vand q15, q14
- ☐ vorr q0, q14, q15
- ☐ vbic d5, d6, d14
- ☒ vand d29, d28, d30
- ☐ vmov r1, r10, d22
- ☐ vmov d24, r1, r10
- ☐ vmov d25, d24
- ☐ vmov q13, q12

NEON Registers

Decimal uint8								Decimal uint8										
165	180	238	245	239	157	101	204	D1	41	233	207	78	220	49	179	63	D0	Q0
182	158	179	216	170	85	134	115	D3	165	188	195	132	192	225	38	209	D2	Q1
48	12	128	2	88	129	42	48	D5	46	181	210	169	84	164	159	236	D4	Q2
171	102	31	155	105	197	116	150	D7	51	220	162	2	92	129	42	181	D6	Q3
14	66	12	249	228	140	59	226	D9	142	20	27	123	97	221	56	94	D8	Q4
161	39	108	215	197	214	29	138	D11	18	106	195	54	168	182	37	215	D10	Q5
197	114	157	215	207	202	181	43	D13	216	210	248	248	41	120	116	60	D12	Q6
239	30	15	172	22	140	160	94	D15	7	211	107	196	5	62	148	143	D14	Q7
26	89	223	175	77	68	90	103	D17	242	88	163	197	58	132	58	167	D16	Q8
191	204	103	121	145	188	124	86	D19	131	250	198	112	222	199	107	103	D18	Q9
93	43	204	21	200	161	20	205	D21	199	152	248	233	83	111	186	49	D20	Q10
68	80	199	43	218	212	204	57	D23	230	94	4	166	20	231	105	157	D22	Q11
222	12	206	35	111	126	98	164	D25	88	88	34	82	25	89	99	101	D24	Q12
98	50	104	231	77	76	103	85	D27	250	217	48	167	248	35	117	55	D26	Q13
165	180	238	245	239	157	101	204	D29	41	233	207	78	220	49	179	63	D28	Q14
32	48	104	229	78	12	101	68	D31	41	201	0	6	216	33	49	55	D30	Q15

Working Memory

Decimal uint8			
7.0	0	0	0
15.8	0	0	0
23.16	0	0	0
31.24	0	0	0
39.32	0	0	0
47.40	0	0	0
55.48	0	0	0
63.56	0	0	0
71.64	0	0	0
79.72	0	0	0
87.80	0	0	0
95.88	0	0	0
103.96	0	0	0
111.104	0	0	0
119.112	0	0	0
127.120	0	0	0

ARM Registers

Decimal uint32	
0	R0
0	R1
0	R2
0	R3
0	R4
0	R5
0	R6
0	R7
0	R8
0	R9
0	R10
0	R11
0	R12
0	SP
0	LR
40	PC
0	PSR
0	FPSCR


Messages



Don't Reinvent the Wheel!

ARM® NEON™ technology in open source today

- **Google WebM** – 11,000 lines NEON assembler!
- **BlueZ** – official Linux Bluetooth protocol stack
- **Pixman™** (part of cairo 2D graphics library)
- **ffmpeg (libav) – libavcodec**
- LGPL media player used in many Linux distros and products
- Extensive NEON optimizations
- **x264** – Google Summer Of Code 2009
- GPL H.264 encoder – e.g. for video conferencing
- **Android™** – NEON optimizations
- **Skia** library, S32A_D565_Opaque **5x** faster using NEON
- Available in Google Skia tree from 03-Aug-2009
- **LLVM** – code generation backend used by Android RenderScript
- **Eigen2** – C++ vector math / linear algebra template library
- **TheorARM** – libtheora NEON version (optimized by Google)
- **libjpeg / libjpeg-turbo** – optimized JPEG decode
- **libpng** – optimized PNG decode
- **FFTW** – NEON enabled FFT library
- **Liboil / liborc** – runtime compiler for SIMD processing
- **webkit/blink** – used by Chrome™ Browser



Optimization Paths for ARM® NEON™ Technology

- **Open source libraries, e.g. OpenMAX™, libav, libjpeg, Android™ Skia, etc.**
 - Freely available Open Source optimizations
- **Vectorizing Compilers**
 - Exploits NEON SIMD automatically with existing source code
 - **Status:** Released (in DS-5 armcc, CodeSourcery, Linaro gcc and now LLVM)
- **NEON C Intrinsics**
 - C function call interface to NEON operations
 - Supports all data types and operations supported by NEON
 - **Status:** Released (in DS-5 and gcc), LLVM/Clang under development
- **Assembler**
 - For those who really want to optimize at the lowest level
 - **Status:** Released (in DS-5 and gcc/gas)
- **Commercial vendors**
 - Optimized and supported off-the-shelf packages

Introducing Ne10

- **Ne10 is designed to provide a set of common, useful functions which...**

- ...have been optimised for ARMv7 and ARM® NEON™ technology, many v8 functions available in intrinsic C
- ...provide consistent well tested behaviour
- ...and that can be easily incorporated into applications
- ...is targeted at Android™ and Linux OS to maximize app performance and tested under iOS®

- **Features**

- Usable from C/C++ and Java/JNI
- The library is modular; functionality that is *not* required within an App can be discarded
- Functions similar to the Accelerate Framework provided by iOS

- **It is Free**

- No commercial complications- 'build and ship' BSD License
- Well-tested behavior with example code

- **Use of the Ne10 library should be a joy, not a chore**

- Out-of-box and user experience is critical to success
- Build and go, accessible documentation, clear code
- Supported by ARM, community contributions welcome

Ne10Droid – The App in Action


- NE10Droid is a benchmarking Android™ App that uses NE10.
- Routines are written using VFP in C, VFP in Assembly and NEON.

■ Example routines:

```
arm_result_t normalize_vec2f(arm_vec2f_t *  
dst, arm_vec2f_t * src, unsigned int  
count);
```

```
arm_result_t normalize_vec3f(arm_vec3f_t *  
dst, arm_vec3f_t * src, unsigned int  
count);
```

```
arm_result_t normalize_vec4f(arm_vec4f_t *  
dst, arm_vec4f_t * src, unsigned int  
count);
```




64-bit Is the New Black

Jesse Barker
Principal Software Engineer, ARM

A Little Taxonomy


- ARMv{Version/Extension/Class} – Generic Architecture Name
 - ARMv8-A – ARM® architecture version 8, application class
- AArch64 – 64-bit execution state
 - A64 – ARM instruction set
 - LP64 – 64-bit data model
 - ILP32 – 32-bit data model
- AArch32 – 32-bit execution state
 - A32 – ARM instruction set
 - T32 – Thumb instruction set
 - ILP32 – 32-bit data model
- Interprocessing – Interaction of execution environments

A Little Perspective




A Closer Look

- ARMv8-A is one of the most significant architecture changes in ARM's history
- AArch64 can access ALL ARMv8-A features
 - Larger address space (>4GB memory for application)
 - Wider data register (64-bit)
 - Better SIMD
 - New Crypto Instructions
 - More data registers (31 general, 32 FP/SIMD/Crypto)
 - More...
- In the long term, delivers a unified architecture across mobile, client (table/desktop) and enterprise markets



Exception Levels & Interprocessing



So, You Have a 32-bit Application...

- Moving to ARMv8-A
 - No swap instruction, CPI5 barriers, load/store multiple
 - Load/store pair
- Moving to A64
 - Mnemonically similar to A32
 - More and larger registers
 - No instruction predication
 - Conditional select
 - Dedicated return instructions
- Why move?
 - Significant performance gains come with ARMv8-A

But You Do Not Use Assembly Language

- Beware of
 - Object sizes in LP64
 - Casting between pointer and non-pointer types
 - Implicit type/size conversions
 - Bit-wise manipulations
 - Magic numbers
- Multi-arch can be your friend
- Trust your compiler!

Toolchains

- ARM is actively involved in two major Open Source Compilers

- LLVM

- AArch64 supported upstream as of LLVM 3.3
 - Ongoing work to address outstanding defects
 - OpenCL™ support
 - Buildbots available <http://lab.llvm.org:8011/builders/>

- GCC

- AArch64 supported upstream as of GCC 4.8
 - Support for dynamic linking, TLS, cross-compiler and glibc
 - Support for C/C++ ABI and PCS
 - ARM® NEON™ auto-vectorization and intrinsics



Questions?

Thank You

The trademarks featured in this presentation are registered and/or unregistered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Any other marks featured may be trademarks of their respective owners