


Data and Model Convergence: a case for Software Defined Architectures

ARM Research Summit
Austin, TX, USA

Antonino Tumeo, Marco Minutoli,
Vito Giovanni Castellana

(DMC Initiative Overview slides provided by Jim Ang,
PCSD Chief Scientist for Computing)




Definition of DMC

- Many contemporary science and engineering problems facing PNNL and DOE—such as grid optimization or materials discovery—are best solved by integration of:
 - High performance computing
 - Large-scale data analytics
 - Machine learning methods
- We call this integration “Data-Model Convergence (DMC)”
- Supports directly PNNL Lab Objective:


Accelerating Scientific Discovery through
Extreme-Scale Data Analytics and Simulation

DMC Approach for Converged Computing Paradigms




Approach: The Lead User

- Lead User is a key concept from *Democratizing Innovation* by Eric Von Hippel
- Lead Users are “a source of novel product concepts”
- With Open Source, innovation does not only come from manufacturers
- “Users are firms or individual consumers that expect to benefit from **using** a product or service. In contrast, manufacturers expect to benefit from **selling** a product or service.”




Approach: Holistic Co-design

- We can be Lead Users
 - Our goal is to co-design and develop DMC computer architectures and software stack for DMC workloads
- Purpose-designed Hardware Specialization
 - Processor and Memory manufacturers don't have sufficient insight into our applications to know the most effective architectural innovations
 - As **Lead Users**, the DMC Initiative can establish multi-disciplinary collaborations to develop advanced design concepts




Approach: DMC Initiative Thrusts

- Domain Applications
 - Define DMC challenge problems
 - Deliver DMC capabilities to domain scientists
- Domain-aware Machine Learning
 - Address gap between domain models and scalable approaches to scientific ML
 - Deliver new theory and tools
- Software Stack
 - Address need for single programming framework for developing combined data, HPC, and ML applications
 - Deliver scalable software framework to support next-generation applications on heterogeneous hardware
- Hardware Architecture
 - Address need for novel architectures to improve system efficiency and performance in DMC applications
 - Deliver tools, methods, and prototype designs for next-generation architectures



Reconfigurable Architectures For DMC?

- DMC workflows are a complex mix of methods, with different behaviors across phases
 - Scientific simulation, graph algorithms, and ML methods: sparse vs dense data structures
 - **Memory-** vs. **computation-bound**, high vs. low precision, latency vs throughput, "regular" vs. "irregular"
- To reach higher efficiency, architectures will either:
 - Integrate a sea of **application specific accelerators**
 - Integrate a set of functional units and memories interconnected with **reconfigurable** on-chip networks
- Reconfigurable architectures promise **efficiency** through **adaptation** without trading off **flexibility**
 - Recent uptake of Field Programmable Gate Arrays (data centers, machine learning, even HPC)



Gaps in the software/hardware stack


- Abstractions for domain experts and applications developers
 - Reconfigurable hardware is spatially programmable
 - Do not want to deal with the architectural details
- Hardware is not fixed anymore
 - The software stack needs to jointly explore software and hardware
- Dynamic reconfigurable architecture
 - Joint exploration of hardware (components, parameters) and software
 - Reconfigurable components, interfaces for reconfiguration, reconfiguration granularity
 - Scheduling and mapping of hardware and software work units

SO(DA)²: Software Defined Architectures for Data Analytics


- Design a toolchain to make *reconfigurable architectures practical* for *High Performance Data Analytics applications*
- Investigate methodologies for:
 - Data-aware High-level Abstractions and Tools.** Linear algebra, deep learning, relational data, and graph-based data.
 - Parallel Data Driven Optimizations.** Data statistics and data analysis to drive optimizations.
 - Multi-objective offline and online Design Space Exploration.** Exploration, identification, and synthesis of pareto-optimal configurations (and code) though multi-objective algorithms.
 - Runtime Partial Dynamic Reconfiguration and Introspection.**
 - Architectural Exploration.** Prototyping and modeling on fine-grained reconfigurable devices (FPGAs). Evaluate impacts on coarse-grained, non-von Neumann designs.

Person				Product			Sells		
Name	Email	City	Country	Name	Type	Enterprise	Enterprise	Product	Price
John	john@...	New York	USA	GTI	Car	VW	Lexus	GTI	\$15000
Suey	suey@...	Chicago	Canada	52" Bravia	TV	Sony	Costco	52" Bravia	\$700
Fred	fred@...	Erie	USA	48" Bravia	TV	Sony	Lexus	Explorer	\$23000
Mary	mary@...	Dallas	USA	Explorer	Car	Ford	Costco	48" Bravia	\$450

LinkedIn			Customer_Of		
Name	Type	Country	Name	Enterprise	Acct #
John	Author	USA	Suey	BAC	1111
Sony	Electronics	Japan	John	Costco	2222
Lexus	Car Dealer	USA	Costco	Sony	3471
Costco	Wholesaler	USA	Lexus	VW	5673
BAC	Bank	USA	Fred	BAC	3333
VW	Auto	Germany	Lexus	BAC	3878



SO(DA)² Toolchain and Features



- **High-Level abstraction and data-aware analysis**

- Appropriate Domain Specific Language for DMC and reconfigurable architectures
- Static and dynamic analysis
- Generates a hierarchical task-based representation


- **Design Space Exploration and Synthesis (DSES) engine**

- Pluggable libraries of optimization algorithms and machine models
- Joint hardware-software optimizations
- Multi-objective (time, power, area, reuse) optimization algorithms, including bio-inspired heuristics (Ant Colony Optimization, Genetic Algorithms)
- Map tasks to resources, identifies configurations

- **Runtime Manager**

- Schedules and maps configurations and compiled codes, executes reconfiguration and fine-grained adjustments
- Monitors execution, provides information back to DSES

SO(DA)² Toolchain and Features (2)





• *Reconfigurable Architectures.*


- Forward looking target: Coarse-Grained (quickly) Reconfigurable Arrays (CGRAs)
- Application analysis and modeling to co-design the target architecture components and parameters
- Validation of the approaches on modern Field Programmable Gate Arrays (FPGAs)
- Leveraging approaches and modules previously implemented in an open-source high-level synthesis toolchain

Foundations and Preliminary Results

- Leveraging state-of-the-art approaches and modules implemented in an open-source High-Level Synthesis Toolchain
- Extending methods to support memory-intensive, sparse kernels
 - Graph walks, tensor operations



Synthesis Example: extensions to Multithreading



```

1 void top_function(...) {
2   {...} // code block A
3   #pragma omp parallel for
4   for (size_t i = 0; i < N; ++i) {
5     {...} // loop body X
6     #pragma omp atomic
7     update_results(...);
8     {...} // loop body Y
9   }
10  {...} // code block B
11 }

```


(a) Example of OpenMP application to be synthesized.

```

1 void atomic_update(...) {
2   update_results(...);
3 }
4 void loop_iteration(size_t i, ...) {
5   {...} // loop body X
6   atomic_update(...);
7   {...} // loop body Y
8 }
9 void parallel_loop(...) {
10  for (size_t i = 0; i < N; ++i)
11    loop_iteration(i, ...);
12 }
13 void top_function(...) {
14   {...} // code block A
15   parallel_loop();
16   {...} // code block B
17 }

```


(b) Example of OpenMP application to be synthesized after HLS transformations.




(c) HTG representation of the transformed OpenMP.

- Architectural templates: $SO(DA)^2$ resources, expose set of parameters (number of accelerators, memory channels, contexts) to explore
- Synthesizes effectively parallel loop iterations with atomic memory operations
- Currently starting from C code annotated with OpenMP
 - Parallel C description of a graph algorithm (for each vertex, for each edge)

Design Space Exploration (brute force)



- Single context



- 2 workers, multiple contexts

Design Space Exploration Example: ACO


- Ant Colony Optimization: multi-agent optimization heuristic
 - Ants randomly explore different paths to the food.
- At each decision point:

$$p_{x,y} = \frac{[\tau_{x,y}]^{\alpha} * [\eta_{x,y}]^{\beta}}{\sum_{l \in \Omega_x} [\tau_{x,l}]^{\alpha} * [\eta_{x,l}]^{\beta}}$$

- They deposit pheromone proportionally to the length of the path, which suggests other ants to follow the same trail. Pheromone also evaporates with time.


$$\tau_{x,y} = (1 - \rho) * \tau_{x,y} + \epsilon$$

Design Space Exploration Example



Tasks
 A B C D E F

Communications
 A,C A,D B,D C,F D,F E,F



Task	P0		P1		P2		P3			
	$i_{t,0}$		$i_{t,1}$		$i_{t,2}$		$i_{t,3}$		$i_{t,4}$	
	Time	q_0	Time	q_1	Time	q_2	Time	q_3	Time	q_3
A	8	2	2	3	6	4	1	2	3	1
B	5	3	10	4	6	3	2	2	4	1
C	4	4	6	2	4	1	1	2	3	1
D	8	1	2	2	7	3	3	1	1	3
E	10	3	3	1	8	3	1	3	2	1
F	3	4	7	3	2	2	1	2	2	1

Candidates

- (A B E)
- (C B E)
- (B E)
- (D E)
- (D)
- (F A,D B,D)

Trace


- 1) $i(A,3)$
- 2) $i(C,4)$
- 3) $i(B,0)$
- 4) $i(E,1)$
- 5) $i(D,3)$
- 6) $i([A,D], 5)$

Candidates

- (F B,D)
- (B,D C,F D,F E,F)
- (B,D C,F D,F)
- (C,F D,F)
- (D,F)

Trace

- 7) $i(F,2)$
- 8) $i([E,F], 5)$
- 9) $i([B,D], 5)$
- 10) $i([C,F], 5)$
- 11) $i([D,F], 5)$



SO(DA)² Expected Outcomes

- SO(DA)² will:
 - Provide an ***integrated toolchain*** to make novel reconfigurable architectures viable for complex workflows
 - Investigate ***high-level abstractions*** to enable domain scientists to describe applications in a declarative way and enable the toolchain to exploit reconfigurable architectures
 - Provide novel approaches to ***co-optimize hardware and software*** to reach higher-levels of efficiency without trading off programmer productivity
 - Explore ***runtime*** and ***architecture*** designs to make dynamic reconfiguration effective and to allow ***hardware-in-the-loop*** optimization
- Government, industry and academia are interested in reconfigurable architectures as an alternative to highly heterogeneous custom architectures
- SO(DA)² will ***address the gaps*** that did not allow previous approaches to succeed



Thank you



PNNL is operated by Battelle for the U.S. Department of Energy

