

# Modelling Systems Architecture

Ben Simner<sup>1</sup>


and

Shaked Flur<sup>1</sup>, Christopher Pulte<sup>1</sup>, Luc Maranget<sup>2</sup>, Jean  
Pichon-Pharabod<sup>1</sup>, Alasdair Armstrong<sup>1</sup>, Peter Sewell<sup>1</sup>

<sup>1</sup>University of Cambridge

<sup>2</sup>INRIA Paris

# Background: the “architecture”



# Instruction Set Architecture (ISA)



Arm Architecture Reference Manual  
Armv8, for Armv8-A architecture profile

# Instruction Set Architecture (ISA)


## C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial `0x04C11DB7` is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

———— **Note** —————

[ID\\_AA64ISAR0\\_EL1.CRC32](#) indicates whether this instruction is supported.



### **CRC32B variant**

Applies when `sf == 0 && sz == 00`.

CRC32B <Wd>, <Wn>, <Wm>

### **CRC32H variant**

# Instruction Set Architecture (ISA)


## C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

———— **Note** —————

[ID\\_AA64ISAR0\\_EL1.CRC32](#) indicates whether this instruction is supported.



### **CRC32B variant**

Applies when `sf == 0 && sz == 00`.

CRC32B <Wd>, <Wn>, <Wm>

### **CRC32H variant**

# Instruction Set Architecture (ISA)


## C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial `0x04C11DB7` is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

———— **Note** —————

[ID\\_AA64ISAR0\\_EL1.CRC32](#) indicates whether this instruction is supported.



### **CRC32B variant**

Applies when `sf == 0 && sz == 00`.

CRC32B <Wd>, <Wn>, <Wm>

### **CRC32H variant**

# Instruction Set Architecture (ISA)

## C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

### **CRC32X variant**

Applies when `sf == 1 && sz == 11`.

CRC32X <Wd>, <Wn>, <Xm>

### **Decode for all variants of this encoding**

```
if !HaveCRCExt() then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sf == '1' && sz != '11' then UNDEFINED;
if sf == '0' && sz == '11' then UNDEFINED;
integer size = 8 << UInt(sz);
```

### **Assembler symbols**

<Wd>	Is the 32-bit name of the general-purpose accumulator output register, encoded in the "Rd" field.
<Wn>	Is the 32-bit name of the general-purpose accumulator input register, encoded in the "Rn" field.
<Xm>	Is the 64-bit name of the general-purpose data source register, encoded in the "Rm" field.

# Instruction Set Architecture (ISA)

C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

## CRC32X variant

*A64 Base Instruction Descriptions  
C6.2 Alphabetical list of A64 base instructions*

<Wm> Is the 32-bit name of the general-purpose data source register, encoded in the "Rm" field.

### Operation

```
bits(32) acc = X[n]; // accumulator
bits(size) val = X[m]; // input value
bits(32) poly = 0x04C11DB7<31:0>;

bits(32+size) tempacc = BitReverse(acc):Zeros(size);
bits(size+32) tempval = BitReverse(val):Zeros(32);

// Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
```

### Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.

C6-866



# Instruction Set Architecture (ISA)

## Operation

```
bits(32) acc = X[n];    // accumulator
bits(size) val = X[m]; // input value
bits(32) poly = 0x04C11DB7<31:0>;


bits(32+size) tempacc = BitReverse(acc):Zeros(size);
bits(size+32) tempval = BitReverse(val):Zeros(32);

// Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
```


ASL




# Abstract Microarchitecture



# Abstract Microarchitecture



# Abstract Microarchitecture



# RMEM

## Exhaustive Architecture Explorer

RMEM AArch64 MP+dmb.sy+ctrl | Load litmus Load ELF Model | Next Back Restart Search | Execution | Interface | Graph

Link to this state Help

Sources Download Edit | Graph Refresh Download .dot | centre 100% + <> ⏏

init0:W 0x1100 (x)/4=0  
init1:W 0x1000 (y)/4=0

Thread 0

```

0:1 MOV W0,#1
data
0:2 STR W0,[X1]
0:propagate memory write to storage: a:W 0x1100 (x)/4=1
a:W 0x1100 (x)/4=1
0:3 DMB SY
0:4 MOV W2,#1
2:register write: R2 = 0x_63'0000000000000001
0:5 STR W2,[X3]
3:register read: R3 = 0x_63'0000000000001000 (y) from initialstate
  
```

Thread 1

```

1:1 LDR W0,[X1]
4:satisfy memory read from memory: c:R 0x1000 (y)/4 = [0 from init1:W 0x1000 (y)/4=0]
1:2 CBZ W0,end
1:3 LDR W2,[X3]
5:satisfy memory read from memory: d:R 0x1100 (x)/4 = [0 from init0:W 0x1100 (x)/4=0]
end:1:4 NOP
end:1:5
  
```

AArch64 MP+dmb.sy+ctrl

```

1 AArch64 MP+dmb.sy+ctrl
2 "DMB.SYdWW Rfe DpCtrlDR Fre"
3 Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
4 Com=Rf Fr
5 Orig=DMB.SYdWW Rfe DpCtrlDR Fre
6 {
7 0:X1=x; 0:X3=y;
8 1:X1=y; 1:X3=x;
9 }
10 P0 | P1 ;
11 MOV W0,#1 | LDR W0,[X1] ;
12 STR W0,[X1] | CBZ W0,end ;
13 DMB SY | LDR W2,[X3] ;
14 MOV W2,#1 | end: ;
15 STR W2,[X3] | ;
16 exists
17 (x=1 /\ y=1 /\ 1:X0=1 /\ 1:X2=0)
  
```

Test MP+dmb.sy+ctrl

# Systems Software

- Self-modifying Code (Completed)
- Exceptions and Interrupts (Partial)
- TLB Maintenance (Soon ...)
- Devices and System MMU (Eventually ...)

# Systems Software


Self Modifying Code:

- Hypervisors
- Linux
- JITs



# Example: Observable Instruction Hazard

SM	AArch64
Initial state: 0:W0="MOV X30,#42", 0:X1=main	
<b>Thread 0</b>	
1.	STR W0,[X1] // a:overwrite main
2.	BL main // b:call main
3.	...
4.	main: MOV X0,#1 // c:fetch and execute main
Allowed: execute "MOV X0,#1"	



# Example: cache maintenance

SM+cachesync

AArch64

Initial state: 0:W0="MOV X30,#42", 0:X1=main

## Thread 0

```
1. STR W0,[X1] // a:overwrite main
2. DC CVAU, X1 // clean d-cache
3. DSB SY // wait
4. IC IVAU, X1 // invl i-cache
5. DSB SY // wait
6. ISB // pipeline flush
7. BL main // b:call main
8. ...
9. main: MOV X0,#1 // c:fetch and execute main
```

Forbidden: execute "MOV X0,#1"

## Thread 0

a:write main="MOV X32,#42"


↓ cacheflush

b:jump to main


← irf → c:fetch main="MOV X0,#1"

# Example: cache maintenance

SM+cachesync		AArch64	
Initial state: 0:W0="MOV X30,#42", 0:X1=main			
<b>Thread 0</b>			
1.	STR W0,[X1]	//	a:overwrite main
2.	DC CVAU, X1	//	clean d-cache
3.	DSB SY	//	wait
4.	IC IVAU, X1	//	invl i-cache
5.	DSB SY	//	wait
6.	ISB	//	pipeline flush
7.	BL main	//	b:call main
8.	...		
9.	main: MOV X0,#1	//	c:fetch and execute main
Forbidden: execute "MOV X0,#1"			



# Modelling Process



# System Model

```


if memop == MemOp_LOAD & wback & n == t & n != 31 then {
  UnallocatedEncoding(); /* ARM:
  Constraint c = ConstrainUnpredictable();
  assert( c vIN [Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Consti
  switch c {
    Constraint_WBSUPPRESS => wback = false /* writeback is suppressed */
    Constraint_UNKNOWN =>  wb_unknown = true /* writeback is UNKNOWN */
    Constraint_UNDEF =>    UnallocatedEncoding()
    Constraint_NOP =>      EndOfInstruction()
  };*/
};

```


```

let flat_try_fetch_relaxed_from_icache params state t1 =
  let addr = t1.tl_label.fr_addr in
  match Map.lookup t1.tl_label.fr_tid state.flat_ss_icaches with
  | Nothing -> failwith "flat_try_fetch_relaxed unknown thread"
  | Just icache ->
    let fp = (addr, 4) in
    let overlaps ((w,s) : write*slices) : bool =
      overlapping_slices (w.w_addr,s) (fp,[complete_slice fp]) in
    let matched_ws = [w | forall (w MEM icache.ic_memory) | overlaps w] in
    let mrss = possible_fetches_from_write_slices fp matched_ws in
    let makeFetch mrs =
      let fdo = t1.tl_label.fr_decode addr mrs in
      (T_fetch (<| t1 with tl_suppl = Just (Fetched_Mem mrs fdo) |>), Just (fun() -> state)) in
    List.map makeFetch mrss
end

```



# Models from Models



Operational



```

let obs = rfe | fre | coe
let dob = addr | data | ctrl;[W] ...
let bob = po; [dmb]; po ...
let ob = obs | dob | aob | bob
Axiom: ob acyclic
...
    
```

Axiomatic-Style

# Conclusion

- <https://cl.cam.ac.uk/~bs630/> [Ben.Simner@cl.cam.ac.uk](mailto:Ben.Simner@cl.cam.ac.uk)
- Architecture made up of **ISA** and **System model**
- Arm have precisely specified the ISA in their **ASL** language.
- System models describe concurrent execution of many instructions.
- Models help programmers understand the architecture and check correctness of their programs.
- Systems software rely on parts of the architecture the ISA and system model do not cover (yet):
  - Instruction Fetch
  - Exceptions & Interrupts
  - Pagetables