




# Enzian: in stores now

David Cock, and the Enzian team  
Systems Group  
ETH Zurich Department of Computer Science  
[www.enzian.systems](http://www.enzian.systems)

**DINFK**



Systems@ETH zürich



ENZIAN



# Enzian: in stores ~~new~~ soon (*sigh*)

David Cock, and the Enzian team  
Systems Group  
ETH Zurich Department of Computer Science  
[www.enzian.systems](http://www.enzian.systems)

**DINFK**



Systems@**ETH** zürich



ENZIAN







# Enzian: in stores new soon (sigh)

David Cock, and the Enzian team  
Systems Group  
ETH Zurich Department of Computer Science  
[www.enzian.systems](http://www.enzian.systems)

**DINFK**



Systems@ETH zürich



ENZIAN

## What Enzian is about:

- ***Relevant*** academic ***systems software research*** in an age of custom hardware.
- A computer ***designed for academic research,*** and what we will use it for.
- How we actually ***built such a machine.***
- How to ***get*** one.

# Acknowledgements

- **Mohsen Owaida**: ECI link bringup
- **Adam Turowski**: Barrelfish, Linux, and FreeBSD OS bringup, BMC software lead
- **Tobias Grosser**: Application use cases
- **Amit Kulkarni**: Verilog hacking
- **Reto Achermann**: Trace processing, software emulation, Barrelfish bringup
- **Zeke Wang**: DDR4 controllers
- **David Sidler**: FPGA network implementation
- **Alexander Hedges**: Simulation environment
- **Nikita Lazarev**: Interconnect protocol specification and modelling
- **Abishek Ramdas**: ECI implementation
- **Dario Korolija**: FPGA Shell design
- **Fabio Maschi**: Verilog hacking
- **Timothy Roscoe, Gustavo Alonso, David Cock**



D INFK



CAVIUM



XILINX




Dream CHIP

...and everyone else who has helped us so far!

## The usual bla, bla, bla ...

- Moore's Law
- Dennar scaling, physical limits
- Multicore
- GPU, TPU, FPGA
- Data centers and the cloud
- ...
- Corollary: Hardware is changing really fast (because they do not know what to do with the transistors)



(courtesy Gustavo Alonso)

# Reconfigurable and custom hardware is where the action is

Hardware today is complex and diverse


- Custom ASICs
- FPGAs
- On-chip accelerators
- *It's easier to build what you want*
  - High-end CAD systems
  - Simulators and emulators
  - FPGA development environments
  - Rapid fabrication of boards and ASICs
- Big companies *do*
  - HPE's The Machine
  - Oracle RAPID, SPARC M7
  - Amazon F1
  - Microsoft Catapult
  - Google CloudTPU
  - Baidu FPGA deployments
  - appliances (e.g. PureStorage)

# Reconfigurable and custom hardware is where the action is

Hardware today is complex and diverse

- Custom ASICs
- FPGAs
- On-chip accelerators
  
- *It's easier to build what you want*
  - High-end CAD systems
  - Simulators and emulators
  - FPGA development environments
  - Rapid fabrication of boards and ASICs

- Big companies *do*
  - HPE's The Machine
  - Oracle RAPID, SPARC M7
  - Amazon F1



apult  
TPU  
deployments  
(e.g. PureStorage)



# Reconfigurable and custom hardware is where the action is




today is complex and diverse  
 from ASICs  
 to  
 chip accelerators

*to build what you want*

and CAD systems  
 and emulators

- FPGA development environments
- Rapid fabrication of boards and ASICs

- Big companies **do**
  - HPE's The Machine
  - Oracle RAPID, SPARC M7
  - Amazon F1



output  
 TPU  
 deployments  
 (e.g. PureStorage)



# Reconfigurable and custom hardware is where the action is



today  
from ASIC  
S  
chip acc





*er to build what you want*

and CAD systems

ators and emulators

- FPGA development environments
- Rapid fabrication of boards and ASICs

- Big companies
  - HPE's The Mac
  - Oracle RAPID,
  - Amazon F1



ap  
TF  
deployments  
(e.g. PureStorage)


# Reconfigurable and custom hardware is where the action is





today  
 m ASI  
 S  
 ip acc

ier t  
 end C  
 ators

- FPGA deve
- Rapid fabri



- Big companies
  - HPE's The Mac
  - Oracle RAPID,
  - Amazon F1



ap  
 TFO  
 deployments  
 (g. PureStorage)

## What if we had...

*Feasible hardware design space*

*Scope of most systems software research*


*Available COTS hardware*

*Specialized product hardware designs, dictated by hardware vendors*




- A **research platform** for system software
  - No **unrealistic commodity** platforms
  - Leapfrog **cost-optimized specialized** designs
- Optimized for **exploration**
  - Not for unit cost or performance/watt
  - **Overengineered** rel. products
  - Flexible and reconfigurable
- Viable rackscale **building block**
  - Able to function as a variety of different components at scale



# Sketch: the basic building block




# Applications Accelerator design




# Applications

## Hardware/software co-synthesis




# Applications

## Smart storage devices



# Applications

## Runtime verification



www.tessla.io



# Applications

## Runtime verification


- TeSSLa runtime monitoring framework merged with our runtime verification system by a great student (Pirmin Schmid).
- Port to Enzian ongoing (trace via ECI).
- Joint project with Lübeck.




[www.tessla.io](http://www.tessla.io)



But imagine:  
50 of these in a rack



# But imagine: 50 of these in a rack




# But imagine: 50 of these in a rack




\*results may vary

Programmable Switch



# Applications


## Remote memory, and a cure for RDMA





# Applications

## Offloading consensus



## Obviously, this is an impossible dream

- No company will build this for us
  - We asked many: they all said either “No!”, or “Why? No!”
- Universities obviously can't build real computers any more
  - Sheer complexity of 18-layer 5Ghz board design
  - Cost of design resources

## Obviously, this is an impossible dream

- No company will build this for us
  - We asked many: they all said either “No!”, or “Why? No!”
- Universities obviously can't build real computers any more
  - Sheer complexity of 18-layer 5Ghz board design
  - Cost of design resources

## Or not...

- Friends in the EE department who can help us build small boards
- Outsource final board design to contractors
- Get technical help from friends in industry
- High-end CAD tools available to EU universities at deep discounts



# Enzian v1 (2017)





Adaptor  
(in-house)

Very Expensive  
Cable (donated)



Science Shoes™  
(stylish)



# Enzian v2 (2018)




# Enzian v3 (2019)






# The First Live\* Specimen

\*TBD



# LynX: A Shell for Enzian




- With your Enzian, you will get free training wheels.
- You won't *have* to reinvent everything straight away.
- Seriously: these guys (Dario Korolija, Gustavo Alonso, ...) know what they're doing.



# Lessons


## Debugging a Fast Interconnect



- Turns out, sometimes engineers don't quite get around to writing everything down.
- “The only thing that'll every talk to our chip is our chip.”
- ...
- *sigh*

Important note: the designers have been *super* helpful.


# Lessons Firmware Complexity



- Firmware is **far** more complex than it looked
- One regulator alone has hundreds of registers
- Hard-to-access, poorly-documented tools



# Lessons Firmware Complexity




- Firmware is **far** more complex than it looked
- One regulator alone has hundreds of registers
- Hard-to-access, poorly-documented tools





# Lessons War stories

- Hardware is really complex – who knew?
  - 18+-layer board, 5GHz...
  - Weekly phone calls with the board designers
- Procuring chips
  - Complex bureaucracies, POs, quotes,
  - Lots of NDAs just to get documentation
- Friends have been super helpful
  - Donations, technical help from Xilinx and Cavium
  - Dream Chip, our board contractors
  - Colleagues in Electrical Engineering at ETH
- Delays, delays, delays...





## Summary

# Systems research needs its own hardware!

### The mission:

- We need **overengineered research platforms**
- Our research should deliver **options** and **techniques**



### The machine:

- Server-class **SoC**, large **FPGA**, plenty **RAM** & **b/w**
- **Balanced, coherent** system

### Current status:

- Test boards exist (respin after testing).
- Larger volumes after that (if it works)
- Open source design as much as possible

**Who wants one? Who wants 50? Come to our demo.**



ENZIAN

[www.enzian.systems](http://www.enzian.systems)