
Three-Step Models for Timing Channels in Processor Caches and TLBs

Jakub Szefer Assistant Professor Dept. of Electrical Engineering Yale University

Arm Research Summit 2019 – September 16, 2019

Caches, Security, and Embedded Systems

- Embedded systems are prevalent in today's world
- Processors are key part of any embedded system
- In 2017 there were 100 billion Arm-based chips deployed



Recent Uses of Cache Timing Attacks

- There is renewed interest in timing attacks due to Transient Execution Attacks
- Most of them use transient executions and leverage cache timing attacks
- Variants using cache timing attacks (side or covert channels):

Variant 1: Variant 1.1:	Bounds Check Bypass (BCB) Bounds Check Bypass Store (BCBS)	Spectre Spectre-NG
Variant 1.2:	Read-only protection bypass (RPB)	Spectre
Variant 2:	Branch Target Injection (BTI)	Spectre
Variant 3:	Rogue Data Cache Load (RDCL)	Meltdown
Variant 3a:	Rogue System Register Read (RSRR)	Spectre-NG
Variant 4:	Speculative Store Bypass (SSB)	Spectre-NG
(none)	LazyFP State Restore	Spectre-NG 3
Variant 5:	Return Mispredict	SpectreRSB

- NetSpectre, Foreshadow, SGXSpectre, or SGXPectre
- SpectrePrime and MeltdownPrime (both use Prime+Probe instead of original Flush+Reload cache attack)
- And more...

e-NG Vn e-NG



Classical Channels – which do not require speculative execution

Speculative Channels – which are based on speculative execution

Root cause of the both types remains the same

• Defending classical attacks defends speculative attacks as well, but not the other way around




Three-Step Model for Cache Timing Attacks


Timing Attack Example: Prime-Probe Attacks

Osvik, D. A., Shamir, A., & Tromer, E, "Cache attacks and countermeasures: the case of AES". 2006.

2- Victim accesses critical data




1- Attacker primes
each cache set
3- Attacker probes each
cache set (measure time)






Timing Attack Example: Flush-Reload Attack

Yarom, Y., & Falkner, K. "FLUSH+ RELOAD: a high resolution, low noise, L3 cache side-channel attack", 2014.







A Three-Step Model for Cache Timing Attack Modeling

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Observation:

- All the existing cache timing attacks equivalent to three memory operations \rightarrow three-step model
- Cache replacement policy the same to each cache block \rightarrow focus on one cache block

The Three-Step Single-Cache-Block-Access Model

Step1	-₩>	Step2	-~~>	Step3 (fast/slow)
The initial state of		Memory		Final memory
the cache block		operation alters		operations and
set by a memory		the state of the		timing observation
operation		cache		(fast/slow)

- Analyzed possible states of the cache block + used cache three-step simulator and reduction rules derive all the effective vulnerabilities
- There are 72 possible cache timing attack types



17 States in the Model



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model:

 $\begin{array}{c} V_{u},\,A_{a},\,V_{a},\,A_{a}^{alisa},\,V_{a}^{alias},\,A_{d},\,V_{d},\,A^{inv},\,V^{inv},\,A_{a}^{inv},\,V_{a}^{inv},\\ A_{a}^{aliasinv},\,V_{a}^{aliasinv},\,A_{d}^{inv},\,V_{d}^{inv},\,V_{u}^{inv},\,* \end{array}$

- V represents that the state is a result of the victim's operation, while A represents that the state is a result of the attacker's operation
- *x* denotes the set of virtual memory addresses storing addresses of sensitive data
- *u* denotes the victim's secret address within *x* which is unknown to the attacker
- a, a^{alias} and d denote known memory addresses that map to the same cache line
- *d* refers to an address outside of *x*, while the others are the address within *x*.


The attacker's goal is to obtain u

State	Description
V_u	A memory location u belonging to the victim is accessed and is placed in the cache block by the victim (V). Attacker does not know u , but u is from a set x of memory locations, a set which is known to the attacker. It may have the same index as a or a^{alias} , and thus conflict with them in the cache block. The goal of the attacker is to learn the index of the address u . The attacker does not know the address u hence there is no A_u in the model.
$egin{array}{c} A_a ext{ or } V_a \end{array}$	The cache block contains a specific memory location a . The memory location is placed in the cache block due to a memory access by the attacker, A_a , or the victim V_a . The attacker knows the address a , independent of whether the access was by the victim or the attacker themselves. The address a is within the range of sensitive locations x . The address a is known to the attacker.
A_{aalias} or V_{aalias}	The cache block contains a memory address a^{alias} . The memory location is placed in the cache block due to a memory access by the attacker, A_{aalias} , or the victim $V_{a^{alias}}$. The address a^{alias} is within the range x and not the same as a, but it has the same address index and maps to the same cache block, i.e. it "aliases" to the same block. The address a^{alias} is known to the attacker.
$egin{array}{c} A_d \ { m or} \ V_d \end{array}$	The cache block contains a memory address d . The memory address is placed in the cache block due to a memory access by the attacker, A_d , or the victim, V_d . The address d is not within the range x . The address d is known to the attacker.
A^{inv} or V^{inv}	The cache block is now invalid. The data and its address are "removed" from the cache block by the attacker, A^{inv} , or the victim, V^{inv} , as a result of cache block being invalidated, e.g., this is a cache flush of the whole cache.
A_a^{inv} or V_a^{inv}	The cache block state can be anything except a in this cache block now. The data and its address are "removed" from the cache block by the attacker, $A_a^{(av)}$, or the victim, $V_a^{(inv)}$. E.g., by using a flush instruction such as $clflush$ that can flush specific address, or by causing certain cache coherence protocol events that force a to be removed from the cache block. The address a is known to the attacker.
A^{inv}_{aalias} or V^{inv}_{aalias}	The cache block state can be anything except a^{alias} in this cache block now. The data and its address are "removed" from the cache block by the attacker, A^{inv}_{aalias} or the victim, V^{inv}_{aalias} . E.g., by using a flush instruction such as $clflush$ that can flush specific address, or by causing certain cache coherence protocol events that force a^{alias} to be removed from the cache block. The address a^{alias} is known to the attacker.
A_d^{inv} or V_d^{inv}	The cache block state can be anything except d in this cache block now. The data and its address are "removed" from the cache block by the attacker A_d^{inv} or the victim V_d^{inv} . E.g., by using a flush instruction such as $clflush$ that can flush specific address, or by causing certain cache coherence protocol events that force d to be removed from the cache block. The address d is known to the attacker.
V_u^{inv}	The cache block state can be anything except u in the cache block. The data and its address are "removed" from the cache block by the victim V_u^{inv} as a result of cache block being invalidated, e.g., by using a flush instruction such as $clflush$, or by certain cache coherence protocol events that force u to be removed from the cache block. The attacker does not know u . Therefore, the attacker is not able to trigger this invalidation and A_u^{inv} does not exist in the model.
*	Any data, or no data, can be in the cache block. The attacker has no knowledge of the memory address in this cache block.

States of the Cache Block

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model: V_u , A_a , V_a , A_a^{alisa} , V_a^{alias} , A_d , V_d , ...






States of the Cache Block

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model:


 $V_u, A_a, V_a, A_a^{alisa}, V_a^{alias}, A_d, V_d, A^{inv}, V^{inv}, A_a^{inv}, V_a^{inv}, A_a^{aliasinv}, V_a^{aliasinv}, A_d^{inv}, V_d^{inv}, \dots$



States of the Cache Block

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model: V_u, A_a, V_a, A_a^{alisa}, V_a^{alias}, A_d, V_d, A^{inv}, V^{inv}, A_a^{inv}, V_a^{inv}, A_a^{aliasinv}, V_a^{aliasinv}, A_d^{inv}, V_d^{inv}, V_u^{inv}, *



memory region

а


aalias

d

Strong and Weak Vulnerabilities

"Analysis of Secure Caches and Timing-Based Side-Channel Attacks", S. Deng, et al., 2019 "Cache Timing Side-Channel Vulnerability Checking with Computation Tree Logic", S. Deng, et al., 2018

- Exhaustively evaluate all 17 (step1) * 17 (step2) * 17 (step3) = 4913 three-step patterns
- Used cache three-step simulator and reduction rules to find all the strong effective vulnerabilities
- In total 72 strong effective vulnerabilities were derived and presented





Exhaustive List of Cache Timing Side- Channel Attacks



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Attack Strategy	Vulnerability Type		Macro		Attack	Vulnerability Type			Macro		
	$Step \ 1$	Step 2	$Step \; 3$	Type	Attack	Strategy	Step 1	$Step \ 2$	$Step \; 3$	Туре	Attack
	A	Vu	V_a (fast)	IH	(2)		A^{inv}	V_u	V_a^{inv} (slow)	IH	new
F	V^{inv}	V_u	V_a (fast)	IH	(2)	Cache Internal	V^{inv}	V_u	V_a^{inv} (slow)	IH	new
Cache	A_d	Vu	V_a (fast)	IH	(2)	Collision	A_d	V_u	V_a^{inv} (slow)	IH	new
Internal	V_d	V_u	V_a (fast)	IH	(2)	Invalidation	V_d	V_u	V_a^{inv} (slow)	IH	new
Collision	A_{aalias}	V_u	V_a (fast)	IH	(2)		$A_{a^{alias}}$	V_u	V_a^{inv} (slow)	IH	new
	V_{aalias}	V_u	V_a (fast)	IH	(2)		Valias	V_{u}	V_a^{inv} (slow)	IH	new
F	$rac{A_{a}^{inv}}{V_{a}^{inv}}$	V_u	V_a (fast)	IH	(2)		A_a^{inv}	V_u	V_a^{inv} (slow)	IH	(1)
	$V_a^{\tilde{i}nv}$	V_u	V_a (fast)	IH	(2)	Flush + Flush	$V_{a}^{\bar{i}nv}$	V_u	V_a^{inv} (slow)	IH	(1)
	$\frac{A_a^{inv}}{V_{-}^{inv}}$	V_u	A_a (fast)	EH	(5)	Flush + Flush	Ainv	V_u	A_a^{inv} (slow)	EH	(1)
F	V_a^{inv}	V_u	A_a (fast)	EH	(5)		$\frac{A_a^{inv}}{V_a^{inv}}$	V_{u}	A_a^{inv} (slow)	EH	(1)
F	$\frac{V_a}{A^{inv}}$	V_u	A_a (fast)	EH	(5)	-	Aino	V_{u}	A_a^{inv} (slow)	ÐН	new
Flush	V^{inv}	V_u	A_a (fast)	EH	(5)		V^{inv}	V_u	A_{a}^{inv} (slow)	EH	new
+ Reload	A_d	V_u	A_a (fast)	EH	(5)	Flush + Reload	A_d	V_u	$\frac{A_a^{inv} \text{ (slow)}}{A_a^{inv} \text{ (slow)}}$	EH	new
F	V_d	V_u	A_a (fast)	EH	(5)	Invalidation	V _d	V_u	A_a^{inv} (slow)	EH	new
F	A_{aalias}	V_u	A_a (fast)	EH	(5)		A _a alias	$\overline{V_u}$	A_a^{inv} (slow)	EH	new
	Valias	V_{2}	A_a (fast)	EH	(5)		V _a alias	V_u	A_a^{inv} (slow)	EH	new
Reload	$\frac{\bar{V}_{u}^{inv}}{V_{u}^{inv}}$	A_a	V_u (fast)	EH	new	Reload + Time Invalidation	Vinv	A_a	V_u^{inv} (slow)	EH	new
+ Time	V_u^{inv}	V_a	V_u (fast)	IH	new		V_u^{inv}	V_a	V_u^{inv} (slow)	IH	new
ĺ	A_a	Vu	A_a (slow)	EM	(6)		A_a	V_u^{inv}	A_a^{inv} (fast)	EM	new
FIUSH	A_a		Va (SIOW)	11/1	new	Flush + Probe	A_a	$V_u = V_u^{inv}$	V_a^{inv} (fast)	IM	new
+ Probe	V_a	V_{u}^{inv}	A_a (slow)	EM	new	Invalidation		V_{u}^{inv}	A_{inv}^{inv} (fast)	EM	new
	V_a	V_{u}^{inv}	V_a (slow)	IM	new		Va	V_u^{inv}	V_a^{inv} (fast)	IM	new
Evict	V_u	A_d	V_u (slow)	EM	(1)	Evict + Time	Vu	A_d	V_{u}^{inv} (fast)	EM	new
+ Time	V_u	Aa	V_{μ} (slow)	EM	(1)	Invalidation	Vu	A_a	V_u^{inv} (fast)	EM	new
Prime	A_d	V_u	A_d (slow)	EM	(4)	Prime + Probe	Ad	Vu	A_d^{inv} (fast)	EM	new
+ Probe	A_{a}	V_{μ}	A_a (slow)	$\mathbf{E}\mathbf{M}$	(4)	Invalidation	Aa	V_u	A_a^{inv} (fast)	EM	new
	V_{u}	Va	V_u (slow)	IM	(3)	Invalidation Attack	V_u	Va	V_u^{inv} (fast)	IM	new
			- , ,				V_u	V_d	$V_u^{(\text{rast})}$ V_u^{inv} (fast)	IM	new
Bernstein's	V_u	V_d	V_u (slow)	IM	(3)		V _d	V_u	V_d^{inv} (fast)	IM	new
Attack	V_d	V_u	V_d (slow)	IM	(3)			V_u	V_a^{inv} (fast)	IM	new
	V_a	V_{u}	V_a (slow)	IM	(3)	Evict + Probe		V_u	A_d^{inv} (fast)	EM	new
Evict	$\frac{V_d}{V_d}$	V_u	A_d (slow)	EM	new	Invalidation		V_u	$A_a^{(1ast)}$ A_a^{inv} (fast)	EM	new
+ Probe		V_u	A_a (slow)	EM	new	Prime + Time		V_u V_u	$\frac{A_a \text{ (fast)}}{V_d^{inv} \text{ (fast)}}$	IM	
Prime + Time	A_d	V_u	V_d (slow)	IM	new	Invalidation	Ad			IM	new
	Aa	V_u	$V_a \text{ (slow)}$	IM	new	Flush + Time	A_a	V_u	V_a^{inv} (fast)		new
Flush + Time	V_u	$A_a^{inv}_{Vinv}$	V_u (slow)	EM	new	-	Vu	A_a^{inv} V_{-}^{inv}	V_u^{inv} (fast)	EM	new
+ 1 me	V_{u}	V_a^{inv}	V_u (slow)	IM	new	Invalidation	V_u	Vano	V_u^{inv} (fast)	IM	nev

(1) Evict + Time attack [31].

(2) Cache Internal Collision attack [4].

(3) Bernstein's attack [2].

(4) Prime + Probe attack [31,33], Alias-driven attack [16].

(5) Flush + Reload attack [50,49], Evict + Reload attack [15].

(6) SpectrePrime, MeltdownPrime attack [41].

(1) Flush + Flush attack [14].

Arm Research Summit 2019, Austin, TX, © Jakub Szefer 2019



Three-Step Model for TLB Timing Attacks

A Three-Step Model for TLB Timing Attack Modeling

Deng, S., Xiong, W., Szefer, J., "Secure TLBs", ISCA 2019

Observation:

- All the existing TLB timing attacks can be modeled using three memory operations
- TLB replacement policy applies to each TLB block equally: can model only one block

The Three-Step TLB Model

Step1	-₩>	Step2	-₩>	Step3 (fast/slow)
The initial state of		Memory		Final memory
the cache block		operation alters		operations and
set by a memory		the state of the		timing observation
operation		cache		(fast/slow)

- Analyzed possible states of the TLB block + used TLB three-step simulator and reduction rules derive all the effective vulnerabilities
- There are 43 possible cache timing attack types



TLB Timing Attacks



Our model considers 10 states for each step

A_a or V_a
$A_{a^{alias}}$ or $V_{a^{alias}}$
A_d or V_d
A_{inv} or V_{inv}
V _u
*

Total $10^3 = 1000$ combinations

- Apply three-step simulator and reduction rules to eliminate non-vulnerabilities
 We consequently found 24 vulnerabilities
- 16 new vulnerabilities
- 8 vulnerabilities map to existing attacks
- (1) TLBBleed. Ben Gras et al. "Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks" USENIX Security Symposium, 2018.
- (2) Double Page Fault Attack. Ralf Hund et al. "Practical timing side channel attacks against kernel space ASLR" S&P, 2013.

Attack Strategy	Vı	Macro	Atta alz		
Strategy	Step 1	Step 2	Step 3	Туре	Attack
TLB Prime	A_d	V_u	A_d (slow)	EM	(1)
+ Probe	A _a	V _u	A_a (slow)	EM	(1)
	A_{inv}	V_{u}	V_a (fast)	IH	(2)
TLB	Vinv	V _u	V_a (fast)	IH	(2)
Internal	A_d	V _u	V_a (fast)	IH	(2)
Collision	V _d	V_{u}	V_a (fast)	IH	(2)
	A _a alias	V _u	V_a (fast)	IH	(2)
	Valias	V_{μ}	V_a (fast)	IH	(2)
TLB Evict	Vu	A_d	$V_{oldsymbol{u}}$ (slow)	EM	new
+ Time	V _u	A_a	$V_{oldsymbol{u}}$ (slow)	EM	new
TLB Evict	V _d	V _u	A_d (slow)	EM	new
+ Probe	Va	V _u	A_a (slow)	EM	new
TLB Prime	Ad	V _u	V_d (slow)	IM	new
+ Time	A _a	V _u	V_a (slow)	IM	new
	Ainv	V _u	A_a (fast)	EH	new
	Vinv	Vu	A_a (fast)	EH	new
TLB Flush	A_d	V _u	A_a (fast)	EH	new
+ Reload	V _d	V _u	A_a (fast)	EH	new
	A _{aalias}	Vu	A_a (fast)	EH	new
	V _a alias	V _u	A_a (fast)	EH	new
TLB	V _u	V_a	V_{u} (slow)	IM	new
version of	V _u	V_d	V_{u} (slow)	IM	new
Bernstein's	V_d	V _u	V_d (slow)	IM	new
Attack	Va	V_u	V_a (slow)	IM	new



Towards Security Benchmarks & Summary

Towards Security Benchmarks

Deng, S., Xiong, W., Szefer, J., "A Benchmark Suite for Evaluating Caches' Vulnerability to Timing Attacks", Technical Report

• The theoretical three-step model can be used to design security benchmarks for caches (and TLBs and other cache-like structures) and create security benchmark suite

The three-step model

- Levels of complexity
 - 1. Theoretical attack analysis
 - 2. Benchmarks and test code
 - 3. Actual security attacks

Overly complex for purpose of showing vulnerability

Towards design of benchmarks

- Convert three-step patterns into code snippets
- Run code on actual hardware or simulator
- Derive timing of the last step
- Use Welch's t-test to check if distribution of timing for different values of *u* can be distinguished

Benchmark derived from three-step model


- The number of three-steps that have distinguishable timing can be a security score
 - Smaller is better, means more secure cache



Preliminary Benchmarks and Results

Deng, S., Xiong, W., Szefer, J., "A Benchmark Suite for Evaluating Caches' Vulnerability to Timing Attacks", Technical Report

 On-going research in our group looks into development of open-source benchmarks that can generate the CTVS



Summary

- Timing attacks have a long history, but the research on attacks and defenses is still a very active field
 - There is renewed interest (especially in cache) timing attacks due to Transient Execution Attacks
- Showed three-step model for timing attacks on caches
 - Total of 72 types of possible attacks, with 43 attacks not previously considered
- Showed a three-step model for timing attacks on TLBs
 - Total of 24 types of possible attacks, with 16 attacks not previously considered
- Discussed preliminary results for security benchmarks
 - Allow users and designers to tests caches
 - Can help compare different processor and cache configurations with a simple metric

References:

- Shuwen Deng, Wenjie Xiong, and Jakub Szefer, "Secure TLBs", in Proceedings of the International Symposium on Computer Architecture (ISCA), June 2019.
- Shuwen Deng, Wenjie Xiong, and Jakub Szefer, "Analysis of Secure Caches using a Three-Step Model for Timing-Based Attacks", accepted for publication, HASS Journal, 2019.





Related reading...

Jakub Szefer, "**Principles of Secure Processor Architecture Design**," in Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers, October 2018.

https://caslab.csl.yale.edu/books/

